

Pipeline and Superscalar Operation.

Signed Integer


- Sign and magnitude
- One's complement
- Two's complement.

Assumptions.

- • 4-bit machine word
- • 16 different values can be represented
- • Roughly half are positive & another half are negative.

⊗ Sign and magnitude representation.

1's complement Representation



Binary, Signed-integer Representations

bits	sign & magnitude	1's complement	2's complement
0000	+0	+0	+0
0001	+1	+1	+1
0010	+2	+2	+2
0011	+3	+3	+3
0100	+4	+4	+4
0101	+5	+5	+5
0110	+6	+6	+6
0111	+7	+7	+7
1000	-0	-7	-0
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0(-8)	-1

⊗ Addition of numbers using 2's complement

• $3 + 4 = ?$
 $= 7$

$$\begin{array}{r} 0100 \\ 0011 \\ \hline 0111 \end{array}$$

•
$$\begin{array}{r} -4 \\ -3 \\ \hline -7 \end{array}$$

$$\begin{array}{r} 1100 \\ 1101 \\ \hline 11001 \end{array}$$

//_

④ Subtraction of numbers in 2's complement.

C-1 .

$$\begin{array}{r} 4 \\ - 3 \\ \hline 1 \end{array}$$

0100 → minuend
0011 → subtrahend.

Steps : 1) Convert subtrahend to 2's complement
2) Add minuend and 2's complement of subtrahend

$$\begin{array}{r} 3 \rightarrow 0011 \rightarrow 2's \text{ complement} \rightarrow 1101 \\ \begin{array}{r} 0100 \\ + 1101 \\ \hline 10001 \end{array} \Rightarrow \underline{\underline{1}} \end{array}$$

C-2 .

$$-4 + 3 = -1$$

$$\begin{array}{r} -4 \\ + 3 \\ \hline -1 \end{array}$$

0100 → minuend
0011 → subtrahend.

Steps : 1) Convert minuend to 2's complement
2) Add them together.

$$\begin{array}{r} 4 \rightarrow 0100 \rightarrow 2's \text{ complement} \rightarrow 1100 \\ \begin{array}{r} 1100 \\ + 0011 \\ \hline 1111 \end{array} \Rightarrow \underline{\underline{-1}} \end{array}$$

C-3 .

$$-3 - (-7) = 4$$

$$\begin{array}{r} -3 \\ - (-7) \\ \hline 4 \end{array}$$

1101 → minuend
1001 → subtrahend.

-7 → 1001 → 2's complement → 0111

$$\begin{array}{r} 1101 \\ + 0111 \\ \hline 10100 \end{array} \Rightarrow 4.$$

$$\bullet \quad +2 - (4) = -2$$

$$\begin{array}{r} 0010 \\ 0100 \end{array} \rightarrow 2's \text{ complement}$$

$$\begin{array}{r} 0010 \\ 1100 \end{array}$$

$$\underline{1110} \Rightarrow \underline{-2}$$

$$\begin{array}{r} 1011 \\ 1 \\ \hline 1100 \end{array}$$

$$\bullet \quad +6 - (+3)$$

$$0110 - 0011$$

$$\begin{array}{r} 0110 \\ 1101 \end{array}$$

$$\boxed{1} \underline{0011} \Rightarrow \underline{+3}$$

$$\begin{array}{c} \downarrow \\ 2's \text{ complement} \\ \downarrow \\ 1101 \end{array}$$

$$\bullet \quad -7 - (-5)$$

$$1001 - 1011$$

$$\begin{array}{r} 1001 \\ 0101 \end{array}$$

$$\underline{1110} \Rightarrow \underline{-2}$$

$$\begin{array}{c} \downarrow \\ 2's \text{ complement} \\ \downarrow \\ 0101 \end{array}$$

$$\bullet \quad -7 - (+1)$$

$$1001 - 0001$$

$$\begin{array}{r} 1001 \\ 1111 \end{array}$$

$$\boxed{1} \underline{1000} \Rightarrow \underline{-8}$$

$$\begin{array}{c} \downarrow \\ 2's \text{ complement} \\ 1111 \end{array}$$

$$\bullet \quad +2 - (-3)$$

$$0010 - 1101$$

$$\begin{array}{r} 0010 \\ 0011 \end{array}$$

$$\underline{0101} \Rightarrow \underline{5}$$

$$\begin{array}{c} \downarrow \\ 2's \text{ complement} \\ \downarrow \\ 0011 \end{array}$$

② Overflow

Overflow in unsigned numbers.

→ Case 1 :-

$$\begin{array}{r} -7 \\ -3 \\ \hline -10 \end{array} \quad \begin{array}{r} 1001 \\ 1101 \\ \hline 10110 \end{array}$$

$-2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0$

1	0	1	1	0
---	---	---	---	---

$$1 \times -16 + 1 \times 2^3 + 1 \times 2^1$$

$$-16 + 4 + 2 = -10$$

But ~~the~~ it will store the result in 4-bit register, the stored ^{4-bit} number will be the wrong answer, which will lead to overflow.

→ Case 2 :-

$$\begin{array}{r} 7 \\ 1 \\ \hline -8 \end{array} \quad \begin{array}{r} 0111 \\ 0001 \\ \hline 1000 \end{array}$$

Overflow case.

→ Case 3 :-

$$\begin{array}{r} 7 \\ -7 \\ \hline 0 \end{array} \quad \begin{array}{r} 0111 \\ 1001 \\ \hline 10000 \end{array}$$

It is not a overflow condition as the result stored in 4-bit register is the actual result.

→ Case 4 :-

$$\begin{array}{r} 2 \\ 4 \\ \hline 6 \end{array} \quad \begin{array}{r} 0010 \\ 0100 \\ \hline 0110 \end{array}$$

Not a overflow condition.

Memory locations , Addresses and operation

Big-Endian and Little-Endian Assignments

- Big-Endian :- lower byte addresses are used for the most significant bytes of the word.
- Little-Endian :- [opposite ordering] Lower byte addresses are used for the less significant of the word.

Big-Endian Representation

Word add	Byte Add			
0	0	1	2	3
4	4	5	6	7
	⋮	⋮	⋮	⋮
2^k-4	2^k-4	2^k-3	2^k-2	2^k-1

Little-Endian Representation

Word add	Byte add.			
0	3	2	1	0
4	7	6	5	4
	⋮	⋮	⋮	⋮
2^k-4	2^k-1	2^k-2	2^k-3	2^k-4

Memory operation

- Load (read or fetch)
 - Copies from specific memory location to the processor.
 - Registers are used
- Store (write)
 - Transfer information from processor to specific memory location
 - Overwrite the content ⁱⁿ memory.

* Register Transfer Notation

- Identify a location by a symbolic name standing for its hardware binary address [Capital letters: LOC, PLACE, R_1 , etc].
- Processor Register :- $R_0, R_1, R_2 \dots$
- Contents of a location are denoted by square bracket around the name of the location.

Ex: $R_1 = 10$

$R_2 = 20$

$R_3 = [R_1] + [R_2]$

* Assembly language Notation.

- Represent machine instructions and programs.
 - Move LOC, $R_1 = R_1 \leftarrow [LOC]$
 - Add $R_1, R_2, R_3 = R_3 \leftarrow [R_1] + [R_2]$
 $\downarrow \quad \downarrow \quad \downarrow$
Src1 Src2 Destination

* CPU Organization

- Single Accumulator
 - Result usually goes to the Accumulator
 - Accumulator has to be saved to memory quite often.
- General Register
 - Registers hold operands thus reduce memory traffic.
 - Register bookkeeping.
- Stack
 - Operands & results are always in stack

④ Instruction Formats

There are 4 types of Instruction format

- Three address Instruction [Add R_1, R_2, R_3 [$R_3 \leftarrow [R_1] + [R_2]$]]
- Two address Instruction [Add R_1, R_2 [$R_2 \leftarrow [R_1] + [R_2]$]]
- One address Instruction [Add B [$AC \leftarrow [AC] + [B]$]]
- Zero address Instruction [Used in stack operation]

- Evaluate $(A+B) * (C+D)$

→ Three Instruction

Add A, B, R ₁	[$R_1 \leftarrow M[A] + M[B]$]
Add C, D, R ₂	[$R_2 \leftarrow M[C] + M[D]$]
Mul R ₁ , R ₂ , X	[$M[X] \leftarrow R_1 * R_2$]

→ Two Instruction

Mov A, R ₁	[$\therefore R_1 \leftarrow M[A]$]
Add B, R ₁	[$\therefore R_1 \leftarrow R_1 + [B]$]
Mov C, R ₂	[$\therefore R_2 \leftarrow M[C]$]
Add D, R ₂	[$R_2 \leftarrow R_2 + M[D]$]
Mov R ₁ , R ₂	[$R_2 \leftarrow R_1 * R_2$]
Mov R ₂ , X	[$X \leftarrow R_2$]

→ One - address Instruction

Load A	[$AC \leftarrow A$]
Add B	[$AC \leftarrow AC + M[B]$]
Store T	[$M[T] \leftarrow AC$]
Load C	[$AC \leftarrow [C]$]
Add D	[$AC \leftarrow AC + M[D]$]
Mov MUL T	[$AC \leftarrow M[T] * AC$]
Store x	[$M[X] \leftarrow AC$]

→ Zero-Address Instruction

Push A

$$[TOS \leftarrow M[A]]$$

Push B

$$[TOS \leftarrow M[B]]$$

Add

$$[TOS \leftarrow (TOS - 1) +$$

$$B + A]$$

$$\downarrow$$

$$[TOS]$$

Push C

$$[TOS \leftarrow [C]]$$

Push D

$$[TOS \leftarrow [D]]$$

Add

$$[(TOS - 1) + TOS]$$

$$C + D$$

$$\downarrow$$

$$[TOS]$$

Mul

$$[(TOS - 1) * TOS]$$

$$(A+B) * (C+D)$$

$$\downarrow$$

Pop x

$$[[X] \leftarrow TOS]$$

⊛ Registers

- Registers are faster
- Shorter Instruction.

⊛ Instruction Execution and Straight line sequencing.

Address |----- 32bit -----|

i	0	1	2	3	A	} Add
i+4	4	5	6	7	B	
⋮	⋮	⋮	⋮	⋮		
i+2 ⁿ⁻⁴	2 ⁿ⁻⁴	2 ⁿ⁻³	2 ⁿ⁻²	2 ⁿ⁻¹		

$$\boxed{\text{Sum} \leftarrow A+B}$$

Straight line Sequencing.

②

Branching

Move N, R_1	i
Clear R_0	$i+4$
Decrement R_1	$i+8$
Branch $\neq 0$ LOOP	$i+12$ [Each time loops takes the same memory size to execute the instruction]
Add R_1, R_0	

②

Condition codes

- Condition code flags
- Condition code registers / status reg
- Four commonly used to set to 1 or 0
 - N [Negative]
 - Z [Zero]
 - V [Overflow]
 - C [Carry]
- Different instructions affect different flag.

 $A - B$ $A = 11110000$ $B = 00010100$

$$\begin{array}{r}
 11110000 \\
 00010100 \quad - \quad \text{2's complement} \\
 \hline
 11101011
 \end{array}$$
 $(-B) = 11101011$

$$\begin{array}{r}
 11110000 \\
 11101011 \\
 \hline
 10110110
 \end{array}$$

Carry = 1

Sign = 1

V = 0

Z = 0

③ Addressing Modes

- The way in which location of the operand is specified in an instruction.

Name	Assembler-syntax	Addressing function
Immediate	#value	operand = Value
Register	R_i	$EA = R_i$
Absolute [Direct]	Loc	$EA = Loc$
Indirect	R_i	$EA = [R_i]$
	Loc	$EA = [Loc]$
Index	$X(R_i)$	$EA = [R_i] + X$
Base with Index	R_i, R_j	$EA = [R_i] + [R_j]$
Base with Index and offset.	$X(R_i, R_j)$	$EA = [R_i] + [R_j] + X$
Relative	$X(PC)$	$EA = [PC] + X$
Autoincrement	$(R_i) +$	$EA = [R_i] ; \text{increment } R_i$
Autodecrement	$-(R_i)$	$\text{Decrement } R_i : EA = R_i$
EA = Effective address		Value = a signed value

Addressing modes

1) Immediate mode

The use of a constant in

Move #200, R_1 $R_1 \leftarrow 200$

Move B, R_1

Add #6, R_1

Move R_1, A

- Variable
- Accessing variable

2) Register mode : By name of register

Ex: Move $R_1 \leftarrow R_2$

3) Absolute Mode : By address of memory location. Ex :- Move Loc, R₁.

4) Indirection and Pointers mode : Provide info from where the memory address of the operand can be determined [Effective address].

- Register Indirect : Indicates the register that holds the address of the register that holds the operand.

mov (R₂), R₁

- Register / memory location that contain the address - pointer. Ex :- Tressure hunt.

5) Relative Addressing mode:

$$EA = PC + \text{Relative Address.}$$

6) Direct Addressing mode.

Use given address to access the memory location. Ex :- Move R₁, ~~mem~~ R₂

7) Index mode : the EA of the operand is generated by adding a constant value to the contents of a register.

- Index register - general purpose register.

$$x(R) : EA = x + [R]$$

- The constant x may be given either as an explicit number or as a symbolic name representing a numeric value.

- x is ~~is~~ called displacement.

Indexing and Arrays

- Offset is given as a constant
 $\text{ADD } 80(R_1), R_2$
- Offset is in the index register
 $\text{ADD } 1000(R_1), R_2$

7) Indexing and Arrays

- In general, the index mode facilitates access to an operand whose location is defined relative to a reference point within the data structure in which the operand appears.

- Several variations.

$$1) (R_i, R_j) : EA = [R_i] + [R_j]$$

$$2) x(R_i, R_j) : EA = [R_i] + [R_j] + x$$

- 5) ~~8~~ Relative Mode :- The EA is determined by the index mode using the program counter in place of the general purpose register.

- $x(PC)$ = note that x is a signed number

Ex : Branch > 8 LOOP

- This location is computed by specifying it is an offset from the current value of PC.
- Branch target may be either before or after the branch instruction.

- 6) Autoincrement mode :- The effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the content of this register are automatically incremented to point to the next item in a list.

- $(R)+$: The increment is 1 for byte-sized operands, 2 for 16 bit operand and 4 for 32-bit operands.

9) Autodecrement :- $-(R)$ decrement first, then point to the address.

* Encoding Machine Instruction

- Instruction must be encoded - binary pattern - called as machine instruction.
- An assumption was made that all instruction are one ^{instruction.} word length.
- OP code :- the type of operation to be performed and the type of operands used may be specified using an encoded binary pattern [Only done when both operands are in Register]
Ex:- Add R_1, R_2 [One word instruction encoding]

	OP code	Source	Destination	other
bits:-	8	7	7	10

Ex:- Add R_1, Loc

- 8-bit for OP code and registers, 14-bit for loc - is insufficient.
- Solution :- 2 word instruction length / format encoding

bits -	8	7	7	10
	OP code	Source	Destination	Other info
	Memory Address [immediate operand] Loc			

bits - 32

- Ex :- Add A, B //Complex
- If both operands are in memory location,
Solution :- 3 word instruction encoding.
- This approach results in instruction of variable. If it takes word length of ~~one~~ more than one, then it is called CISC [Complex Instruction Set Computer]. If it completes the execution of instruction in one word instruction format, it is called RISC [Reduced Instruction Set Computer].

Unit - 4

Arithmetic

- Binary multiplication.

• 4×2

$0100 = 4$ Multiplicand

$0010 = 2$ Multiplier

0000

$0100 +$

$0000 +$

$0000 + +$

$0001000 = 8$

• 13×11

1101

1011

1101

$1101 +$


143

$0000 +$


$1101 + +$

$10001111 = 143$

128 64 32 16 8 4 2 1



② Sequential Multiplication



13 * 11

Carry

Multiplicand(M)

Multiplier

0

1 1 0 1

1 0 1 1

Register

0

0 0 0 0

1 0 1 1 → 0

Add

0

1 1 0 1

1 0 1 1

Right shift

0

0 1 1 0

1 1 0 1 → 0

Add

0 1

0 0 1 1

1 1 0 1

R.S

0

1 0 0 1

1 1 1 0 → 0

No Add

0

1 0 0 1

1 1 1 0

R.S

0

0 1 0 0

1 1 1 1 → 0

Add

1

0 0 0 1

1 1 1 1

R.S

0

1 0 0 0

1 1 1 1

1 0 0 0 1 1 1 1 = 143

14 * 15

M

C

1 1 1 0 (14)

1 1 1 1 (15)

0

R 0 0 0 0

1 1 1 1 - 0

Add

0

1 1 1 0

1 1 1 1

R.S

0

0 1 1 1

0 1 1 1 - 0

Add

1

0 1 0 1

0 1 1 1

R.S

0

1 0 1 0

1 0 1 1 - 0

Add

1

1 0 0 0

1 0 1 1

R.S

0

1 1 0 0

0 1 0 1 - 0

Add

1

1 0 1 0

0 1 0 1

R.S

0

1 1 0 1

0 0 1 0

1 1 0 1 0 0 1 0 = 210

Multiplication of Signed Numbers

• -13×11

$n \text{ bit} \rightarrow 2n \text{ bits}$

$$\begin{array}{r} 10011 \\ 01011 \\ \hline 111110011 \\ 111110011+ \\ 000000000++ \\ 1110011+++ \\ 0000000++++ \end{array}$$

101101110001 - (-143)

512 256 64 32 16 1

$$\begin{array}{r} 1101110001 \\ \hline \cancel{1101110001} \\ 0010001110 \\ 1 \end{array}$$

143 0010001111

128

8 4 2 1

• -11×10

01011 $\rightarrow$ 11 $\rightarrow$ 2's comp $\rightarrow$ -11

10100

10101

$$\begin{array}{r} 10101 \\ 01010 \\ \hline 0000000000 \\ 111110101+ \\ 000000000++ \\ 1110101+++ \\ 0000000++++ \end{array}$$

$\rightarrow$ (-110)

$\rightarrow$ 2's complement to verify

0001101101

0001101110 = (110)

- ② For a negative multiplier, a straight forward solution is to form the 2's complement of both the multiplier and the multiplicand, and proceed as in the case of positive multiplier.

→ multiplicand

- $(-13) \times (-11) \rightarrow$ multiplier.

$\downarrow \qquad \downarrow$
 $10011 \quad 10101$
 $\downarrow \qquad \downarrow$
 $01101 \quad 010101$

$\Rightarrow$ 2's complement.

$\begin{array}{r} 01101 \\ \underline{01011} \\ 01101 \\ 01101+ \\ 00000++ \\ 01101+++ \\ \underline{00000++++} \\ 0100001111 \end{array}$

$\begin{array}{ccccccc} 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ & & 128 & & & 8 & 4 & 2 & 1 \end{array}$
 $128 + 8 + 4 + 2 + 1$
 $= \underline{\underline{143}}$

$\Rightarrow 143$

* Booth Algorithm

Multiplier		Multiplicand version selected by bit i
Bit i	Bit i+1	
0	0	$0 * M$
0	1	$1 * M$
1	0	$-1 * M$
1	1	$0 * M$

Example of Booth's Algorithm

$\begin{array}{r} _ _ _ \\ +1 \quad +1 \end{array}$

0	0	1	0	1	1	0	0	1	1	1	0	1	0
↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
0	1	-1	+1	0	-1	0	+1	0	0	-1	+1	-1	0

<table style="width: 100%; border-collapse: collapse;"> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </table>	0	1	0	1	1	0	1	0	0	1	1	1	1	0	}	<table style="width: 100%; border-collapse: collapse;"> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>+1</td><td>0</td><td>0</td><td>0</td><td>-1</td></tr> </table>	0	0	1	1	1	0	0	+1	0	0	0	-1
0	1	0	1	1	0	1																						
0	0	1	1	1	1	0																						
0	0	1	1	1	0																							
0	+1	0	0	0	-1																							

0	1	0	1	1	0	1	+1 ⇒ Multiplicand
0	+1	0	0	0	-1	0	-1 ⇒ 2's complement of multiplicand

+1 ⇒ 0101101
 -1 ⇒ 1010011

0010110100010100110	}	X
01-110-11-1001-11-1010-10		

<table style="width: 100%; border-collapse: collapse;"> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>+1</td><td>0</td><td>0</td><td>0</td><td>-1</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table>	0	1	0	1	1	0	1	0	+1	0	0	0	-1	0	0	0	0	0	0	0	0	}	X																					
0	1	0	1	1	0	1																																						
0	+1	0	0	0	-1	0																																						
0	0	0	0	0	0	0																																						
<table style="width: 100%; border-collapse: collapse;"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> </table>	0	0	0	0	0	0	+	0	0	0	0	0	0	+	0	0	0	0	0	0	+			0	0	0	0	0	0	+	0	0	0	0	0	0	+	0	0	0	0	0	0	+
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
<table style="width: 100%; border-collapse: collapse;"> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>+</td></tr> </table>	0	0	1	1	0	1	+	0	0	0	0	0	0	+	0	0	0	0	0	0	+	0	0	0	0	0	0	+	0	0	0	0	0	0	+	0	0	0	0	0	0	+		
0	0	1	1	0	1	+																																						
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
0	0	0	0	0	0	+																																						
<table style="width: 100%; border-collapse: collapse;"> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> </table>	0	0	1	0	0	1	0																																					
0	0	1	0	0	1	0																																						

↳ Next page

								0	1	0	1	1	0	1
								0	+1	0	0	0	-1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	0	1	0	0	1	1	.	.
0	0	0	0	0	0	0	0	0	0	0	0	.	.	.
0	0	0	0	0	0	0	0	0	0	0	.	.	.	.
0	0	0	0	0	0	0	0	0	0	.	.	.	.	.
0	0	0	1	0	1	1	0	1	.	.	.	.	.	.
0	0	0	0	0	0	0	0	.	.	.	.	.	.	.
1	0	0	0	1	0	1	0	1	0	0	0	1	1	0

⊙ 10 × 15

0	1	0	1	0
0	1	1	1	1

⇒

0	1	1	1	1
+1	0	0	0	1

0	1	0	1	0			
+1	0	0	0	1			
0	0	0	0	1	0	1	0
0	0	0	0	0	0	0	.
0	0	0	0	0	0	.	.
0	0	0	0	0	0	.	.
0	0	1	0	1	0	.	.
0	0	1	0	1	0	1	0

⊙ 13 × (-6)

0	1	1	0	1
1	1	0	1	0

10011 = -1
 2's complement
 ⇒ 01101

0	1	1	0	1				
0	-1	+1	-1	0				
0	0	0	0	0				
1	1	1	1	1	0	0	1	1
0	0	0	0	1	1	0	1	
1	1	1	0	0	1	1		
0	0	0	0	0	0			

128 64 32 16 8 4 2 1

2's complement

1	1	1	0	1	1	0	0	1	0
512	256	128	32	16	2				

0 0 0 1 0 0 1 1 1 0 ⇒ 78

64 8 4 2

④ Bit-pair Recoding of Multipliers

The equation to be applied for bit-pair recoding multiplier is :- $i * 2^i + j * 2^0 \Rightarrow i * 2 + j$

Steps :-

- 1) Apply Booth's algorithm
- 2) Apply bit-pair recoding equation

Ex:- $1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \Rightarrow$ Implied 0 to right of LSB.
 $\begin{array}{ccccccc} 0 & 0 & -1 & +1 & -1 & 0 & \\ \hline & 0 & & -1 & & -2 & \end{array}$

- $-1 * 2 + 0 \Rightarrow -2$
- $-1 * 2 + 1 \Rightarrow -2 + 1 \Rightarrow -1$
- $0 + 0 \Rightarrow 0$

① $0 \ 1 \ 1 \ 0 \ 1 \Rightarrow$ 2's complement $\Rightarrow 10011$
 $0 \ -1 \ -2 \Rightarrow (-2) \Rightarrow (-1) + (-1)$

$\begin{array}{r} 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0 \\ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0 \\ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \end{array}$

$\begin{array}{r} 10011 \\ 10011 \\ \hline 100110 \end{array}$

$\begin{array}{r} 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 0 \\ \hline \end{array}$

② Carry Save Adder

A = 45

B = 25

C = 20

2^5	2^4	2^3	2^2	2^1	2^0	2^5	2^4	2^3	2^2	2^1	2^0	2^5	2^4	2^3	2^2	2^1	2^0
32	16	8	4	2	1	32	16	8	4	2	1	32	16	8	4	2	1
1	0	1	1	0	1	0	1	1	0	0	1	0	1	0	1	0	0

1	0	1	1	0	1	20
0	1	1	0	0	1	25
0	1	0	1	0	0	45
1	0	0	0	0	0	90

Sum $\Rightarrow$

Carry $\Rightarrow$ $\begin{array}{r} 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \\ \hline 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \end{array} \Rightarrow 90$

111
X

101101	45
111111	63
101101	A
101101	B
101101	C
101101	D
101101	E
101101	F

A	101101
B	101101
C	101101
S ₁	01101
C ₁	11010

X

100100100011 X
101100010011 $\Rightarrow$ 2835

Carry Save method

A	101101	D	101101
B	101101	E	101101
C	101101	F	101101
S ₁	11000011	S ₂	11000011
C ₁	00111100	C ₂	00111100

S ₁	11000011	S ₃	11010100011
C ₁	00111100	C ₃	00001011000
S ₂	11000011	C ₂	00111100
S ₃	11010100011	S ₄	010111010011
C ₃	00001011000	C ₄	001010100000

Result $\leftarrow$ 0101100010011


20 (10100)	25 (11001)
010100	A 010100
011001	B 000000
010100	C 000000
000000	Sum 00010100
000000	C ₁ 000000
010100	D 010100
010100	E 010100
010100	F 010100

D	0 1 0 1 0 0	0 0 0 1 0 1 0 0
E	0 1 0 1 0 0	0 0 0 0 0 0 0 0
F	0 0 0 0 0 0	0 0 1 1 1 1 0 0
S ₂	0 0 1 1 1 0 0	0 0 1 1 1 1 0 1 0 0
C ₂	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
S ₃	0 0 1 1 1 1 0 1 0 0	200
C ₃	0 0 0 0 0 0 0 0 0 0	100
C ₂	0 0 0 0 0 0 0 0	80
S ₄	0 0 1 1 1 1 0 1 0 0	500
C ₄	0 0 0 0 0 0 0 0 0 0	
	0 0 0 1 1 1 1 0 1 0 0	= Result
		⇨ <u>500</u>

Theory part of unit - 4:

- Fundamental Concepts
 - Processor fetches one instruction at a time and perform the operation specified.
 - Processor keeps track of the address of the memory location containing the next instruction to be executed using PC (Program Counter).
 - IR (Instruction Register)
- Executing an Instruction
 - $IR \leftarrow [PC]$
 - $PC \leftarrow [PC] + 4$
 - Carry out the actions specified by the instruction in IR (execution phase).

Single bus Processor Organisation.



(Passing instruction, signals from one-unit to another)

With few exception, an instruction can be executed by performing one or more of the following operations in some specified sequence.

- Transfer a word of data from one processor register to another or to the ALU.
- Perform an arithmetic or a logic operation and store the result in a processor register.
- Fetch the contents of a given memory location and then load them into a processor register.
- Store a word of data from a processor register into a given memory location.

② Adding content of two registers $[R_1, R_2]$ and storing it in another register $[R_3]$.

- R_1 out, Y in
- R_2 out, select Y , Add, Z in
- Z out, R_3 in

③ ④ Move $(R_1), R_2$

- R_1 out, MAR in, Read
- MDR in E , $WMFC$
- MDR out, R_2 in.

⑤ ⑥ Move $R_2, (R_1)$

- R_1 out, MAR in, Read
- R_2 out, MDR in, $WMFC$
- MDR out, ~~R_1 in~~, $WMFC$.

⑦ Add $(R_3), R_1$

- R_3 out, MAR in

continues
next page →

④ Add (R3), R1

- PCout, MARin, Read, Select 4, Add, Zin.
- Zout, PCin, Y, WMFC.
- MDRout, IRin
- R3out, MARin, Read
- R1out, Yin, WMFC
- MDRout, Select Y, Add, Zin
- Zout, R1in, End.

④ Execution of Branch Instruction


- PCout, MARin, Read, select 4, Add, Zin.
- Zout, PCin, Yin, WMFC.
- MDRout, IRin.
- Offset-field-of-IRout, Add, Zin
- Zout, PCin, End.

Multiple Bus Organisation


- Allow the content of 2 different registers to be accessed simultaneously & have their content placed on buses A and B.
 - Allow data on bus C to be loaded into 3rd register during the same clock cycle.
 - Increment unit/circuit is placed
 - ALU simply passes one of its i/p operands unmodified to bus.
- Control signal : ~~R~~ R = A or R = B.

④ Pipelining


Sequential execution




Hardware organization




Pipelined Execution



- The process of an instruction in 4 steps
F - Fetch [read the instruction from the memory]
D - Decode [decode instruction & fetch source operand]
E - Execute [performs operation specified by the instruction]
W - Write [stores the result in destination location]



Hardware organisation



Condition that causes pipeline to stall is called hazard.

⊕ 3 types of hazards in pipelining performance :-


- Data hazard - data is not available.


Instruction hazard / • Control hazard - delay in availability of instruction.

- Structure hazard - when two instructions require hardware at the same time (access of memory).



Data dependencies :- The data / input of one instruction is dependent on another instruction.

Operand forwarding



Interrupt Nesting

If processor is handling one interrupt, it should respond to the next interrupt based on priority

Simultaneous Request.Controlling device request


- Interrupt request by only those devices which are used by the program.
- At the device end, an interrupt enable bit in a control register determines whether the device is allowed to ~~can~~ generate an interrupt request.

- At the process end, either an interrupt-enable bit in the PS register or a priority structure determines whether a given interrupt request will be accepted.

Memory System

- The max size of the memory that can be used in any computer is determined by the addressing scheme.
16-bit addressing = 2^{16} = memory locations
- Most modern computers are byte addressable.
 - * Big endian
 - * Little endian.

Traditional Architecture



- "Block transfer" - bulk data transfer - starting address
- Memory access time - The time elapsed b/w the initiation of a memory Read or Write operation and the completion of that operation.
- Memory cycle time - Minimum time delay require b/w the initiation of two successive memory operation.


- RAM
- Cache memory - temporary memory present in processor which gives fastest access to the memory data.
- Virtual memory -
- Memory Management unit (MMU). - A special hardware unit that translates virtual memory into physical memory.

Cache Memory

- Cache block - cache line.
A set of contiguous address locations of some size.
- Locality of reference
 - temporal -
 - spatial - instruction
- Speed of main memory < speed of cache memory.
- Replacement algorithm [when cache is full].
→ Dirty bit / modified bit - overwriting the content of cache [write through / back]

- ⑧ Address Mapping
 - Direct Mapping
 - Associative Mapping
 - Set Associative Mapping.

⑧ Direct Mapping



Tag	Block	Word
5	7	4

$$2^{12} = 4096$$

$$2^7 = 128 \text{ (cache mem)}$$

$$4096 / 128 = 32 \text{ tags}$$

Ex:

000	00500
-----	-------

 Address

Tag

000	01A6
-----	------

Cache

0000	-----		
0500	<table border="1"><tr><td>000</td><td>01A6</td></tr></table>	000	01A6
000	01A6		
0900	-----		
1400	<table border="1"><tr><td>000</td><td>0F28</td></tr></table>	000	0F28
000	0F28		
1800	-----		

$\ominus \rightarrow$ Hit

000	01A6
-----	------

Tag Data

$\longleftrightarrow$ $\longleftrightarrow$ $\longleftrightarrow$
20 10 16
bit bit bit
(Address) (Tag) (Data)